


L	Hits	Search Text	DB	Time stamp
Number				1
2	0	extended adj latch adj boundary	USPAT	2003/12/11
		•		17:15
3	45	latch adj boundary	USPAT	2003/12/11
				17:55
4	15	(latch adj boundary) and simulat\$4	USPAT	2003/12/11
		-		18:10





Search Results

Search Results for: [(dice AND partitioner)] Found 1 of 124,998 searched.

Search within Results GØ. > Advanced Search : > Search Help/Tips Binder Sort by: **Title Publication** Publication Date **Score** Results 1 - 1 of 1 short listing 1 HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast 77% debugging for real-time embedded systems Thomas Hollstein , Jürgen Becker , Andreas Kirschbaum , Manfred Glesner Proceedings of the 6th international workshop on Hardware/software codesign March 1998

Results 1 - 1 of 1 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.



Standards Conferences Careers/Jobs



Print Format

Welcome **United States Patent and Trademark Office**

elp FAQ Terms IE	EE Peer Review Quick Links ** Search	Result
Velcome to IEEE Xplores - Home - What Can I Access? - Log-out Tables of Contents	Your search matched 1 of 987604 documents. A maximum of 1 results are displayed, 25 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text box. Then click Search Again. Gice <and> partition Search Again</and>	
O- Journals & Magazines	Results: Journal or Magazine = JNL Conference = CNF Standard = STD	
Conference Proceedings Standards	1 Modeling the power rails in leading edge microprocessor packages Michalka, T.L.; Electronic Components and Technology Conference, 1998. 48th IEEE, 25-28 May	***************************************
Geardh	1998 Page(s): 598 -604	
Member Services	[Abstract] [PDF Full-Text (732 KB)] IEEE CNF	
O- Join IEEE O- Establish IEEE Web Account		
O- Access the IEEE Member Digital Library		

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved



Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

${f 1}$ A software methodology for detecting hardware faults in VLIW data paths

Bolchini, C.;

Reliability, IEEE Transactions on , Volume: 52 , Issue: 4 , Dec. 2003

Pages:458 - 468

IEEE JNL

2 The design of reliable devices for mission-critical applications

Bolchini, C.; Pomante, L.; Salice, F.; Sciuto, D.;

Instrumentation and Measurement, IEEE Transactions on , Volume: 52 , Issue: 6 , Dec.

2003

Pages:1703 - 1712

IEEE JNL

3 Design of VHDL-based totally self-checking finite-state machine and datapath descriptions

Bolchini, C.; Montandon, R.; Salice, F.; Sciuto, D.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 8 , Issue:

1 , Feb. 2000

Pages:98 - 103

IEEE JNL

4 Fault analysis for networks with concurrent error detection

Bolchini, C.; Salice, F.; Sciuto, D.;

Design & Test of Computers, IEEE, Volume: 15, Issue: 4, Oct.-Dec. 1998

Pages:66 - 74

IEEE JNL

5 A wafer level testability approach based on an improved scan insertion technique

Bolchini, C.; Buonanno, G.; Ferrandi, F.; Sciuto, D.; Bombana, M.; Cavalloro, P.; Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], Volume: 18, Issue: 3, Aug. 1995
Pages: 438 - 447

IEEE JNL

6 A novel methodology for designing TSC networks based on the parity bit code

Bolchini, C.; Salice, F.; Sciuto, D.;

European Design and Test Conference, 1997. ED&TC 97. Proceedings , 17-20 March 1997

Pages:440 - 444

IEEE CNF

7 Parity bit code: achieving a complete fault coverage in the design of TSC combinational networks

Bolchini, C.; Salice, F.; Sciuto, D.;

VLSI, 1997. Proceedings. Seventh Great Lakes Symposium on , 13-15 March 1997 Pages:32 - 37

IEEE CNF

8 Conditions for the design of circuits with concurrent error detection properties

Bolchini, C.; Salice, F.; Sciuto, D.;

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International

Symposium on , Volume: 4 , 9-12 June 1997

Pages:2741 - 2744 vol.4

IEEE CNF

9 An improved fault tolerant architecture at CMOS level

Bolchini, C.; Buonanno, G.; Sciuto, D.; Stefanelli, R.;

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International

Symposium on , Volume: 4 , 9-12 June 1997

Pages:2737 - 2740 vol.4

IEEE CNF

10 Designing ad-hoc codes for the realization of fault tolerant CMOS networks

Bolchini, C.; Buonanno, G.; Cozzini, M.; Sciuto, D.; Stefanelli, R.; Defect and Fault Tolerance in VLSI Systems, 1997. Proceedings., 1997 IEEE International Symposium on , 20-22 Oct. 1997 Pages: 204 - 211

IEEE CNF

11 Designing networks with error detection properties through the fault-error relation

Bolchini, C.; Salice, F.; Sciuto, D.;

Defect and Fault Tolerance in VLSI Systems, 1997. Proceedings., 1997 IEEE

International Symposium on , 20-22 Oct. 1997

Pages: 290 - 297

IEEE CNF

12 A TSC evaluation function for combinational circuits

Bolchini, C.; Sciuto, D.; Salice, F.;

Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings.,

1997 IEEE International Conference on , 12-15 Oct. 1997

Pages:555 - 560

IEEE CNF

13 A scalar cost function for analyzing the quality of totally self-checking design methodologies

Bolchini, C.; Salice, F.; Sciuto, D.;

Innovative Systems in Silicon, 1997. Proceedings., Second Annual IEEE International

Conference on , 8-10 Oct. 1997

Pages: 196 - 200, 200a, 200b

IEEE CNF

14 Redundant faults in TSC networks: definition and removal

Bolchini, C.; Salice, F.; Sciuto, D.;

Defect and Fault Tolerance in VLSI Systems, 1996. Proceedings., 1996 IEEE

. International Symposium on , 6-8 Nov. 1996

Pages:277 - 285

' IEEE CNF

15 Fault detection and fault tolerance issues at CMOS level through AUED encoding

Bolchini, C.; Buonanno, G.; Sciuto, D.; Stefanelli, R.; Defect and Fault Tolerance in VLSI Systems, 1996. Proceedings., 1996 IEEE International Symposium on , 6-8 Nov. 1996 Pages: 258 - 266

IEEE CNF



Publications/Services Standards Conferences

Welcome **United States Patent and Trademark Office**

lelp FAQ Terms IEB	Sozzeh Bezult
<u>lelp </u>	-E FEEL KEVIEW QUICK EIIIKS
Home - What Can I Access?	Your search matched 26 of 987604 documents. A maximum of 26 results are displayed, 25 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text box.
O-Log-out	Then click Search Again.
	boundary <and> latch Search Again</and>
Tables of Contents	
O- Journals & Magazines	Results: Journal or Magazine = JNL Conference = CNF Standard = STD
O- Conference Proceedings	1 Data path testing using time-shared resource boundary scan
O- Standards	Saliba, E.; Makki, R.;
Search	Southeastcon '88., IEEE Conference Proceedings , 11-13 April 1988 Page(s): 193 -196
O- By Author	
O- Basic	TALL AND THE FULL THAT (104 KD) I THE ONE
O- Advanced	[Abstract] [PDF Full-Text (184 KB)] IEEE CNF
Member Services - Join IEEE - Establish IEEE Web Account - Access the IEEE Member Digital Library - Print Format	Prototype testing simplified by scannable buffers and latches Halliday, A.; Young, G.; Crouch, A.; Test Conference, 1989. Proceedings. 'Meeting the Tests of Time'., International, 29-31 Aug. 1989 Page(s): 174 -181 [Abstract] [PDF Full-Text (552 KB)] IEEE CNF 3 Built-in test methodology for a full custom processor chip
	Shergill, R.S.; Yeung, PH.; Tucci, P.A.; Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on , 2-4 Oct. 1989 Page(s): 571 -575
	[Abstract] [PDF Full-Text (408 KB)] IEEE CNF
	4 Functional test and diagnosis: a proposed JTAG sample mode scan tester Lefebvre, M.E.; Test Conference, 1990. Proceedings., International, 10-14 Sept. 1990 Page(s): 294 -303

5 Tutorial on design for testability

[Abstract] [PDF Full-Text (592 KB)] IEEE CNF

Shastry, N.;

ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE International,

21-25 Sept. 1992 Page(s): 139 -142

[Abstract] [PDF Full-Text (228 KB)] IEEE CNF

6 Partner SRLs for improved shift register diagnostics

Schafer, J.L.; Policastri, F.A.; McNulty, R.J.;

VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs

and Systems-on-a-Chip', Digest of Papers., 1992 IEEE , 7-9 April 1992

Page(s): 198 -201

[Abstract] [PDF Full-Text (180 KB)] IEEE CNF

Process architectures using MeV implanted blanket buried layers for latchup improvements on bulk silicon

Rubin, L.M.; Simonton, R.B.; Wilson, S.D.; Morris, W.;

 $Ion\ Implantation\ Technology.\ Proceedings\ of\ the\ 11th\ International\ Conference\ on\ ,$

16-21 June 1996

Page(s): 13 -16

[Abstract] [PDF Full-Text (420 KB)] IEEE CNF

8 Shift register diagnostics: an architectural solution

Macii, E.;

ASIC, 1996. 2nd International Conference on , 21-24 Oct. 1996

Page(s): 310 -312

[Abstract] [PDF Full-Text (172 KB)] **IEEE CNF**

9 A CMOS mixed-signal integrated circuit having a reduced vector set and closed-loop analog test architecture

Chavan, A.V.; Stringfellow, D.W.; Mallarapu, S.R.; Ardeishar, R.;

Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996, 5-8

May 1996

Page(s): 471 -474

[Abstract] [PDF Full-Text (564 KB)] IEEE CNF

10 Logic verification of very large circuits using Shark

Casas, J.; Yang, H.; Khaira, M.; Joshi, M.; Tetzlaff, T.; Otto, S.; Seligman, E.; VLSI Design, 1999. Proceedings. Twelfth International Conference On, 7-10 Jan. 1999

Page(s): 310 -317

11 Parametric formulation of CMOS latch-up as a function of chip layout parameters

Lohia, R.; Ali, A.;

Solid-State Circuits, IEEE Journal of , Volume: 23 Issue: 1 , Feb. 1988

Page(s): 245 -250

[Abstract] [PDF Full-Text (404 KB)] IEEE JNL

12 High-T_c superconductor oversampled delta modulator for analog-to-digital converters

Zhang, Y.M.; Dubash, N.; Ghoshal, U.; Char, K.;

Applied Superconductivity, IEEE Transactions on , Volume: 7 Issue: 2 , June 1997

Page(s): 2292 -2295

[Abstract] [PDF Full-Text (592 KB)] IEEE JNL

13 Scan testing of latch arrays

Hui, M.M.Y.; Nadeau-Dostie, B.;

VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs

and Systems-on-a-Chip', Digest of Papers., 1992 IEEE , 7-9 April 1992

Page(s): 31 -36

[Abstract] [PDF Full-Text (388 KB)] IEEE CNF

14 Functional tests for scan chain latches

Makar, S.R.; McCluskey, E.J.;

Test Conference, 1995. Proceedings., International, 21-25 Oct. 1995

Page(s): 606 -615

[Abstract] [PDF Full-Text (848 KB)] **IEEE CNF**

15 Module level weighted random patterns

Savir, J.;

Test Symposium, 1995., Proceedings of the Fourth Asian , 23-24 Nov. 1995

Page(s): 274 -278

[Abstract] [PDF Full-Text (388 KB)] IEEE CNF

16 An efficient multiple scan chain testing scheme

Zaifu Zhang; McLeod, R.D.;

VLSI, 1996. Proceedings., Sixth Great Lakes Symposium on , 22-23 March 1996

Page(s): 294 -297

[Abstract] [PDF Full-Text (372 KB)] IEEE CNF

17 Test methodology for a microprocessor with partial scan

Day, L.L.; Ganfield, P.A.; Rickert, D.M.; Ziegler, F.J.; Test Conference, 1998. Proceedings. International , 18-23 Oct. 1998

Page(s): 708 -716

[Abstract] [PDF Full-Text (788 KB)] IEEE CNF

18 FakeFault: a silicon debug software tool for microprocessor embedded memory arrays

Young-Jun Kwon; Mathew, B.; Hong Hao;

Test Conference, 1998. Proceedings. International, 18-23 Oct. 1998

Page(s): 727 -732

Page(s): 315 -320

[Abstract] [PDF Full-Text (516 KB)] IEEE CNF

19 Automatic insertion of scan structure to enhance testability of embedded memories, cores and chips

Zarrineh, K.; Upadhyaya, S.J.; Shephard, P., III; VLSI Test Symposium, 1998. Proceedings. 16th IEEE, 26-30 April 1998 Page(s): 98-103

[Abstract] [PDF Full-Text (152 KB)] IEEE CNF

20 An input control technique for power reduction in scan circuits during test application

Tsung-Chu Huang; Kuen-Jeng Lee; Test Symposium, 1999. (ATS '99) Proceedings. Eighth Asian , 16-18 Nov. 1999

[Abstract] [PDF Full-Text (256 KB)] **IEEE CNF**

21 Practical scan test generation and application for embedded FIFOs Rearick, J.;

Test Conference, 1999. Proceedings. International, 28-30 Sept. 1999 Page(s): 294 -300

[Abstract] [PDF Full-Text (504 KB)] **IEEE CNF**

On validating data hold times for flip-flops in sequential circuits Reddy, S.M.; Pomeranz, I.; Kajihara, S.; Murakami, A.; Takeoka, S.; Ohta, M.; Test Conference, 2000. Proceedings. International, 3-5 Oct. 2000 Page(s): 317 -32

[Abstract] [PDF Full-Text (644 KB)] IEEE CNF

23 Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip

Rosinger, P.; Gonciari, P.T.; Al-Hashimi, B.M.; Nicolici, N.; Electronics Letters, Volume: 37 Issue: 24, 22 Nov. 2001

Page(s): 1434 -1436

[Abstract] [PDF Full-Text (377 KB)] IEE JNL

24 General Field Theory Treatment of H-Plane Waveguide Junction Circulators

EI-Shandwily, M.E.; Kamal, A.A.; Abdallah, E.A.F.;

Microwave Theory and Techniques, IEEE Transactions on , Volume: 21 Issue: 6 , Jun

1973

Page(s): 392 -403

[Abstract] [PDF Full-Text (968 KB)] IEEE JNL

25 Synthesis for parallel scan: applications to partial scan and robust pathdelay fault testability

Bhatia, S.; Jha, N.J.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on ,

Volume: 15 Issue: 2, Feb. 1996

Page(s): 228 -243

[Abstract] [PDF Full-Text (1712 KB)] IEEE JNL

1 2 [Next]

<u>Home</u> | <u>Log-out</u> | <u>Journals</u> | <u>Conference Proceedings</u> | <u>Standards</u> | <u>Search by Author</u> | <u>Basic Search</u> | <u>Advanced Search</u> | <u>Join IEEE</u> | <u>Web Account</u> | <u>New this week</u> | <u>OPAC Linking Information</u> | <u>Your Feedback</u> | <u>Technical Support</u> | <u>Email Alerting</u> | <u>No Robots Please</u> | <u>Release Notes</u> | <u>IEEE Online Publications</u> | <u>Help</u> | <u>FAQ</u> | <u>Terms</u> | <u>Back to Top</u>

Copyright © 2003 IEEE — All rights reserved